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(57) ABSTRACT 
In a method of simulating electrical characteristics of a circuit 
board having a plurality of features, the plurality of features is 
projected onto a planar construct. A Delaunay triangulation 
routine for generating a triangular mesh that corresponds to 
the single planar construct is executed on the digital com-
puter. A routine that generates a Voronoi diagram correspond-
ing to the triangular mesh. An equivalent circuit for each 
triangle is determined. The equivalent circuit includes exactly 
three sub-circuits that couple a vertex within the triangle to a 
vertex within an adjacent triangle and exactly one sub-circuit 
that couples the vertex within the triangle to a reference plane. 
A routine solves, for each triangle, an equation describing an 
electrical characteristic value based on the equivalent circuit 
corresponding to the triangle. A routine for generating a 
human-perceptible indication of the electrical characteristic 
value for each triangle is executed on the digital computer. 
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MODELING OF MULTI-LAYERED 
POWER/GROUND PLANES USING 
TRIANGLE ELEMENTS 
CROSS-REFERENCE TO RELATED 
APPLICATION(S) 
2 
interlayer coupling. Electric and magnetic polarization cur-
rents have also been considered to compute the coupling 
through electrically small cutouts. 
The field penetration through the conductors can be 
neglected for frequencies, where the skin depth is much 
smaller than the plane thickness. At lower frequencies, this 
field penetration has to be taken into account. For purposes of 
the description presented below, the thickness of the metal is 
assumed to be much larger than the skin depth. This assump-
This application is a continuation-in-part of and claims the 
benefit of U.S. patent application Ser. No. 12/710,991, filed 
Feb. 23, 2010, which claims the benefit of U.S. Provisional 
Patent Application Ser. No. 61/154,543, filed Feb. 23, 2009, 
the entirety of each of which is hereby incorporated herein by 
reference. 
10 tion is valid above several megahertz for commonly used 
copper planes in packages. 
Based on the finite-difference method (FDM), two equiva-
lent circuit models for power and ground planes have been 
developed: T- and X-models. The multilayered FDM This application also claims the benefit ofU.S. Provisional 
Patent Application Ser. No. 61/445,713, filed Feb. 23, 2011, 
the entirety of which is hereby incorporated herein by refer-
ence. 
15 (MFDM) provides a simpler approach without any limit on 
the number oflayers. It provides an accurate representation of 
wrap-around currents in complicated geometries, which have 
not been modeled before. 
BACKGROUND OF THE INVENTION The multi-layered finite-difference method (M-FDM) is a 
The present invention relates to electronic device modeling 
systems and, more specifically, to a system for modeling 
ground plains used in circuit boards. 
20 finite difference-based technique that can solve power plane 
problems using square-meshes. The limitation of the method 
is that it uses a rigid, square, grid. Typically, package PDNs 
are electrically large. Thus, for a large solid plane, the square 
mesh used by M-FD M can use a cell size that is dependent on 
DESCRIPTION OF THE RELATED ART 
A high-performance digital or mixed signal system can 
contain thousands of signal lines that must be routed on 
several layers in the package and printed circuit board (PCB). 
These signal layers must be placed between or overpower and 
ground planes in order to have an impedance controlled board 
including microstrip or stripline transmission lines. A power 
25 the maximum frequency of simulation. A good rule of thumb 
is to use a discretization width of!.J20. However, these PDNs 
also contain geometrically small features such as split planes 
and apertures. To capture very fine structures, the regular 
mesh becomes dense locally and globally, resulting in a large 
30 number of unknowns. 
or ground plane also prevents any coupling of signal lines in 
an upper layer to signal lines in a lower layer. As a result of 
this, many power and ground layers have to be included in the 35 
stack-up. In order to reduce the parasitic effects of the power 
delivery network (e.g., to reduce the inductance of the 
planes), these layers can be allocated to power and ground in 
an alternating manner such that multiple plane pairs can exist 
in a package or board. 40 
Power and ground planes in electronic packaging can be a 
major factor for noise coupling. There can be noise coupling 
not only in the transversal direction between two planes, but 
also in the vertical direction from one plane pair to another 
through the apertures and via holes. Excessive supply voltage 45 
fluctuations cause signal integrity (SI) problems. In addition, 
noise voltage that gets coupled to the edge of the board may 
cause significant electromagnetic interference (EMI). Hence, 
an accurate modeling of power/ground planes is critical to 
estimate the noise levels especially in mixed-signal systems 50 
where high isolation levels are required. 
A solid plane made of a perfect conductor of infinite lateral 
dimensions would completely shield the fields on one side 
from the other side. Therefore, there would be no need to 
consider multiple plane pairs. In reality, however, planes at 55 
the same de level have to be connected with vias to each other 
in order to reduce the effective inductance of the planes. Such 
a via has to go through a via hole in a plane having a different 
In typical package geometries, the minimum feature size 
can easily be less that 100 µm or 4 mils. Thus for a 50 mmx50 
mm package, the total number of cells required to model one 
solid plane-pairusing a 100 µm cell size is 250,000. Although 
M-FDM has been demonstrated in its current implementation 
for a maximum of 1 million unknowns, this only allows for 
the modeling of four plane-pairs. Given that the feature size 
on package and board are shrinking to allow for greater wir-
ing density, the mesh may limit M-FDM. 
As more packages or chips are integrated into a single 
system in recent electronic designs, power/ground planes 
tend to contain numerous and diverse features than ever, such 
as via holes, small apertures, plane gaps, etc. Although 
dimensions of these features are usually very small compared 
to the power/ground planes, their influence on the power 
delivery network cannot be neglected. However, power/ 
ground plane analysis methods using square or rectangular 
meshes, such as multilayer-finite difference method, can gen-
erate large number of unit cells for small features in a large 
design. 
Design and analysis of power delivery network (PDN) 
become more challenging as more dissimilar electronic com-
ponents are integrated in an electronic system. To meet the 
different power supply requirements of the integrated com-
ponents, power/ground planes are usually stacked on each 
other or separated by an aperture or a gap. These apertures or 
gaps can provide paths for horizontal/vertical coupling of the 
electromagnetic energy. Furthermore, the effect of smaller 
discontinuities such as via anti-pads for signal routing is no de level in order to avoid a short circuit. Through this via and 
via hole, fields in different plane pairs get coupled to each 
other. 
In addition, planes often have irregular geometries. There 
can be large apertures and splits in planes. Fields in different 
plane pairs can get coupled through these apertures. This can 
60 longer negligible in high-speed systems. This coupled energy 
leads to unwanted power/ground noise, which can result in 
large fluctuations in supply voltage. Therefore, a modeling 
method that can effectively analyze the impedance of the 
be regarded as a coupling by means of a wrap-around current 65 
on the edges of the planes. For narrow slots, a transmission-
line-based model has been proposed to take into account this 
PDN may be required. 
3D Full-wave solvers can provide accurate solutions for 
most of the problems. However, they tend to generate too 
many unknowns for complex and multi-scale structures, and 
US 8,954,308 B2 
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thus require large memory and long simulation time. There-
fore, considerable research is being devoted to obtain an 
accurate solution for power/ground structures with efficient 
numerical methods. 
One of the approaches, M-FDM, is based on finite differ-
ence method using square mesh. MFDM can accurately solve 
for multi-layer structures while generating a sparse system 
matrix. However, the square mesh may generate too many 
unknowns for small features in large designs in certain appli-
cations. Furthermore, square mesh may suffer from a stair-
case approximation error. Thus, a square mesh may not be 
suitable in all circumstances for the modeling of a typical 
PDN, which contains multi-scale and arbitrary geometries. 
It would be desirable to have methods and software that 
4 
couple a vertex within the triangle to a vertex within an 
adjacent triangle and exactly one sub-circuit that couples the 
vertex within the triangle to a reference plane. The triangular 
mesh and the Voronoi diagram are projected onto a selected 
electrical plane in the circuit board. Application of a pre-
defined current to a selected port located on the selected 
electrical plane is simulated. A voltage for at least one vertex 
on the Voronoi diagram projected onto the selected plane 
resulting from the predefined current is calculated. A routine 
10 for generating a human-perceptible indication of the electri-
cal characteristic value for each triangle is executed on the 
digital computer. 
may be used to model multilayer planes and provide equiva- 15 
lent circuit models for such structures in which non-uniform 
In yet another aspect, the invention is a method, operable 
on a digital computer coupled to a user interface, of modeling 
a non-vertical port, including a first terminal and a spaced 
apart second terminal that is disposed in a non-vertical rela-
tionship to the first terminal, the first terminal disposed on a 
first conductive plane and the second terminal disposed on a 
meshes are used to model circuit equivalents in a power or 
ground plane. 
SUMMARY OF THE INVENTION 
The disadvantages of the prior art are overcome by the 
present invention which, in one aspect, is a method, operable 
on a digital computer coupled to a user interface, of simulat-
ing electrical characteristics of a circuit board having a plu-
rality of features. The plurality of features is projected onto a 
planar construct. A Delaunay triangulation routine for gener-
ating a triangular mesh that corresponds to the single planar 
construct is executed on the digital computer. The triangular 
mesh includes a plurality of triangles in which each triangle 
and three other triangles each share a common side. A routine 
that generates a Voronoi diagram corresponding to the trian-
gular mesh in which the Voronoi diagram comprises a plural-
ity of cells that include a plurality of edges is executed on the 
digital computer. Each edge ends in a vertex, wherein exactly 
one vertex is disposed in each triangle in the triangular mesh. 
An equivalent circuit for each triangle is determined. The 
equivalent circuit includes exactly three sub-circuits that 
couple a vertex within the triangle to a vertex within an 
adjacent triangle and exactly one sub-circuit that couples the 
vertex within the triangle to a reference plane. A routine for 
solving, for each triangle, an equation describing an electrical 
characteristic value based on the equivalent circuit corre-
sponding to the triangle is executed on the digital computer. A 
routine for generating a human-perceptible indication of the 
electrical characteristic value for each triangle is executed on 
the digital computer. 
In another aspect, the invention is a method, operable on a 
digital computer coupled to a user interface, of simulating 
electrical characteristics of a circuit board having a plurality 
20 selected one of the first conductive plane and a spaced apart 
second conductive plane, by instructing the digital computer 
to execute a set of commands. A command is executed to 
generate a simulated representation of the first conductive 
plane, the first terminal and the second terminal. A command 
25 is executed to generate a simulated reference plane disposed 
apart from a conductive plane on which the second terminal is 
disposed. A command is executed to calculate a first voltage 
difference between the first terminal and a common d=y 
plane. A command is executed to calculate a second voltage 
30 difference between a first virtual terminal and the common 
d=y plane, wherein the first virtual terminal is vertically 
aligned with the first terminal and is disposed on a reference 
plane. A command is executed to subtract the second voltage 
difference from the first voltage difference, thereby generat-
35 ing a first terminal voltage. A command is executed to calcu-
late a third voltage difference between the second terminal 
and the common dummy plane. A command is executed to 
calculate a fourth voltage difference between a second virtual 
terminal and the common dummy plane, wherein the second 
40 virtual terminal is vertically aligned with the second terminal 
and is disposed on the reference plane. A command is 
executed to subtract the fourth voltage difference from the 
third voltage difference, thereby generating a second terminal 
voltage. A command is executed to subtract the second ter-
45 minal voltage from the first terminal voltage, thereby deter-
mining a port voltage. 
These and other aspects of the invention will become 
apparent from the following description of the preferred 
embodiments taken in conjunction with the following draw-
50 ings. As would be obvious to one skilled in the art, many 
variations and modifications of the invention may be effected 
without departing from the spirit and scope of the novel 
concepts of the disclosure. 
of features. The plurality of features is projected onto a planar 
construct. A Delaunay triangulation routine for generating a 
triangular mesh that corresponds to the single planar con-
struct is executed on the digital computer. The triangular 
mesh includes a plurality of triangles in which each triangle 55 
and three other triangles each share a common side. A routine 
BRIEF DESCRIPTION OF THE FIGURES OF 
THE DRAWINGS 
is executed on the digital computer that generates a Voronoi 
diagram corresponding to the triangular mesh in which the 
Voronoi diagram comprises a plurality of cells that include a 
plurality of edges. Each edge ends in a vertex, wherein exactly 60 
one vertex is disposed in each triangle in the triangular mesh 
and wherein each edge of each cell is orthogonal to exactly 
one side of one a triangle. The Voronoi diagram has an 
increasing density of vertices in areas nearer to a feature and 
a decreasing density of vertices in areas farther from a feature. 65 
An equivalent circuit for each triangle is determined. The 
equivalent circuit includes exactly three sub-circuits that 
FIG. 1 is a schematic diagram showing an equivalent cir-
cuit that corresponds to a portion of a triangular mesh pro-
jected on a power plane. 
FIG. 2A is an expanded perspective view of three power 
planes and a ground plane. 
FIG. 2B is schematic view each of the planes shown in FIG. 
2A. 
FIG. 3 is a schematic view of virtual plane onto which all of 
the features on the planes shown in FIGS. 3A-3B have been 
projected. 
US 8,954,308 B2 
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FIG. 4 is a triangular mesh that is laid over the virtual plane 
shown in FIG. 3. 
FIG. SA is a schematic diagram showing two two-port 
networks with separate reference voltages. 
FIG. SB is a schematic diagram of a combined four-port 
network with a common reference. 
FIG. 6 is a flow chart showing one method of simulating the 
electrical characteristics of power planes and ground planes. 
6 
opment of a triangular mesh based finite element technique 
can be applied to multi-layer geometries. As only a surface 
mesh is required, this approach requires far fewer unknowns 
than a general 3D FEM-based solution. 
Formulation for Single Plane-Pair Geometries 
An efficient approximation that can be employed for pack-
age power planes is that of a planar circuit. A planar circuit is 
a microwave structure in which one of the three dimensions, 
say z, is much smaller than the wavelength. Under this con-FIG. 7 A is a schematic diagram showing equivalent circuit 
elements associated with an arbitrary area of a power or 
ground plane. 
10 dition, it can be assumed that the field is invariant along the 
z-direction. Hence 
FIG. 7B is a schematic diagram representing electric flux 
and magnetic flux in an arbitrary area of a power or ground 
plane. 
FIG. 7C is a schematic diagram on one an equivalent circuit 15 
showing inductances in an arbitrary area of a power or ground 
plane. 
FIG. SA is a schematic diagram a mesh that is projectable 
onto a portion of a power or ground plane. 
FIG. SB is a schematic diagram a power or ground plane 20 
upon which a mesh has been projected. 
FIG. 9A is a schematic representation of a cross-section of 
a three-layer structure. 
0 
- =0 
oz 
and the governing equation reduces to the scalar 2D-Helm-
holtz wave equation: 
2 2 . 2 ( 02 02 ) (\7 +k )u = jWµdJ,, \7 = l + l ox oy 
(150) 
FIG. 9B is a schematic representation of an inductance 
model. 
FIG. 9C is a schematic representation of a capacitance 
model. 
FIG. lOA is an exploded perspective view of a three-layer 
25 where V2 is the transverse Laplace operator parallel to the 
planar structures, u is the voltage, d is the distance between 
the planes, k is the wave number, and J 2 is the current density 
injected normally to the planes. The open circuit atthe bound-
structure. 
FIG. lOB is a schematic representation ofa unit cell based 30 
on the structure shown in FIG. lOA. 
FIG. lOC is a schematic representation of an inductance 
circuit equivalent based on the unit cell shown in FIG. lOB. 
FIG. llA is an exploded perspective view of a three-layer 
structure. 35 
FIG. llB is a plan view of a mesh corresponding to the 
three-layer structure shown in FIG. llA. 
FIGS. 12A-12C are schematic views demonstrating a 
method of simulating electrical characteristics of non-vertical 
ports. 40 
DETAILED DESCRIPTION OF THE INVENTION 
A preferred embodiment of the invention is now described 
in detail. Referring to the drawings, like numbers indicate like 45 
parts throughout the views. Unless otherwise specifically 
indicated in the disclosure that follows, the drawings are not 
necessarily drawn to scale. As used in the description herein 
and throughout the claims, the following terms take the mean-
ings explicitly associated herein, unless the context clearly 50 
dictates otherwise: the meaning of "a," "an," and "the" 
includes plural reference, the meaning of "in" includes "in" 
and "on." 
U.S. patent application Ser. No. 11/888,705, filed on Aug. 
2, 2007 by Engin et al. discloses multilayered finite difference 55 
methods for electrical modeling of packages and printed cir-
cuit board and is, therefore, incorporated herein by reference. 
U.S. patent application Ser. No. 12/288,616, filed on Oct. 22, 
2008 by Han et al. discloses modeling electrical interconnec-
tions in three-dimensional structures and is, therefore, incor- 60 
porated herein by reference. 
The present invention is directed to a multilayer finite 
element method (MFEM), in which a Delaunay triangular 
mesh is applied to each metal layer. The potential distribution 
on each plane-pair is expanded in terms of pyramid basis 65 
functions. On simplification, the obtained matrix equation 
can be shown to represent an electrical network. This <level-
ary can be represented by a magnetic wall or Neumann 
boundary condition, which completes the problem formula-
tion. 
Using a standard finite-element approximation with a tri-
angular mesh elements and linear pyramid or "hat" basis 
functions, the weak form of the PDE in Equation (150) is: 
(151) 
where Q is the problem domain. The formulation of the 
matrix equation for 2D geometries is well known. For con-
venience, simplex coordinates {Ll ,L2,L3} have been used, 
which can be related to the Cartesian coordinates: 
(152) 
(153) 
(154) 
The equations above can be solved to obtain: 
1 
L; = 21). (a;+ b;x + c;y) 
(155) 
bi =Yi+ I - Yi-I 
Cj = Xi-1 - Yi+l 
and the subscripts are evaluated (modulo 3)+1. A is the area of 
the triangle with vertices at points (Pl, P2, P3). Within the 
cell, the pyramid basis functions are identical to the simplex 
coordinates themselves. Hence, Equation (151) can be rewrit-
ten in matrix form as follows: 
(156) 
US 8,954,308 B2 
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where, K and M represent the stiffness and mass matrices, 
respectively, iJ is the unknown potential, and F contains the 
contributions from the current source excitation. The entries 
ofK, Mand Fare: 
(157) 
JL -jWE: m· · = --¢¢ d/xd/y l,j 0 d I j (158) 
f; = f LJ,!fi;d/xd/y (159) 
10 
8 
In such a equivalent circuit 140, K and M represent the 
admittance matrices of frequency-independent inductive and 
capacitive components, respectively. Specifically, K repre-
sents inductors connected between triangle vertices (i.e., 
along the triangle edges), and M represents capacitors con-
nected between triangle vertices and to ground, as shown in 
FIG. 1. This can be shown by evaluating one row of the 3x3 
local matrix corresponding to one triangle. For example, the 
sum of the first row of this matrix is: 
The linear pyramid basis functions are equal to the simplex 15 
coordinates within the cell, i.e. Consider the b 1 bj term for j= 1, 2, 3. 
(160) 
Therefore, 
1 
v ¢; = v L; = 2Ll. (xb; +ye;) 
(161) 
Substituting Equation 161 in Equation 157, 
k· . _ bibj + CjCj _j_ 
"
1 
- 4Ll. wµd 
(162) 
The evaluation of the integral to obtainm,J (Equation 158) 
and f, (Equation 159) can be performed by transforming the 
coordinates from Cartesian to simplex using the Jacobian, 
(163) 
The integrals in Equations 158-159 are a special case of the 
general formula where a; b and c are integer powers. There-
fore, substituting a=2; b=O; c=O when i=j and a=l; b=l; c=O 
wheni,.j, 
-jWE: L). 
m;.J = -d-U(l +6;.1), 
(165) 
where c\J is the Kronecker delta function 
Using a=l; b=O; c=O, 
20 
25 
b/~(yrY3) for i~j~l 
b1b2~(yrY3)(yry1 ) for i~l,j~2 
b 1b 3~(yrY3)(y 1 -Y2) for i~l,j~3 
:. b /+b1 b2+b1 b3~0 (167) 
Similarily, ci2+c1c2 +c1c3=0 (168) 
The other rows of the 3x3 local matrix also sum to zero. 
This implies that the rows (and by symmetry, the colunms) of 
K sum to zero. This corresponds to circuit elements (in this 
30 case, inductances) connected between the triangle vertices, 
with no element to system ground. The row and colunm sums 
of M do not vanish, indicating capacitances to ground in 
addition to capacitive elements along edges. 
Hence, the equivalent circuit for the single plane-pair case 
35 can be represented by the admittance matrix Y, where Y =K + 
M. This matrix is sparse and the solution to Equation (156) 
can be obtained using standard linear equation solvers well 
known to the art. The ability to obtain an equivalent circuit 
enables the extension of the method to multiple plane pair 
40 geometries, without the need for using 3D-mesh elements 
(i.e. tetrahedral or hexahedral). 
Formulation for Multiple Plane-Pairs 
As in the single plane-pair case, a triangular mesh is 
applied to each metal layer. The multi-layer formulation 
45 requires that the location of the mesh nodes be the same on 
every layer. This is done by flattening or collapsing the fea-
tures on each metal layer on to one layer, on which triangu-
lation is performed to obtain the mesh. The mesh thus 
obtained is used to discretize all layers. 
50 
(166) 55 
In one example shown in FIGS. 2A and 2B, a four-layer 
structure 310 includes four layers: a first metal layer 312, a 
second metal layer 314, a third metal layer 316 and a ground 
layer 320 (which is typically a metal layer). In this example, 
the first metal layer 312 includes an elongated aperture 340, 
the second metal layer 314 includes four square apertures 
342, and the third layer includes four apertures 344 of differ-
Development of an Equivalent Circuit 
ent geometries. The first metal layer 314 is coupled to the 
second metal layer 330 by a common conductive port 330 and 
the third metal layer 316 is coupled to the ground layer 320 
60 with a second conductive port 332. As shown in FIG. 3, all of 
the features on these layers can be projected onto a two 
dimensional shape 400 (also referred to as a "single planar 
construct"), that includes the outlines of all of the apertures 
As shown in FIG. 1, two separate planes, such as a power 
plane 110 and a ground plane 120 can be modeled with a 
triangular mesh 130 in which a plurality of nodes 132and134 
are connected to form triangles. An equivalent circuit element 
142 including an impedance value (which can include, for 
example, a capacitance and an inductance) can be assigned 
between each node 132 and each surrounding node 134. A 65 
capacitance 144 can also be assigned between each node 132 
and the ground plane. 
and ports in the four layers 312, 314, 316 and 320. 
As shown in FIG. 4, a triangular mesh 410 can then be 
applied to the planar construct 400 in which the nodes on the 
mesh tend to be denser around the nodes 330 and 332 and less 
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dense in the void spaces of the apertures. This mesh can 
describe the geometrical features (polygon vertices and 
edges) in any of the layers. Generally, in the mesh, the nodes 
are relatively less dense in areas of the planar construct that 
are relatively more homogeneous electrically and are rela-
tively more dense in areas of the planar construct that are 
relatively less homogeneous electrically. While use of a tri-
angular mesh is disclosed in one example above, other types 
of polygonal meshes (e.g., rectangular) could be employed. 
In one embodiment, it is possible to combine elements of a 
triangular mesh with elements of a mesh including non-tri-
angular polygons. In one embodiment, the triangular mesh is 
a Delaunay mesh. 
For a multiple plane-pair structure containing more than 
two layers, it is possible to construct an equivalent circuit for 
each plane-pair. However, the equivalent circuits of different 
plane pairs assign their respective ground reference node to 
different layers. Therefore, to obtain a model for the multi-
layered plane requires shifting the different reference nodes 
to one common ground. 
This shifting of ground reference nodes can be done using 
indefinite admittance matrices. This is illustrated, without 
loss of generality, by using two-port networks SOO and S02 
with separate ground references, as shown in FIG. SA. The 
four-port admittance matrix for the system with the common 
reference node can be derived as follows: 
(169) 
(170) 
By noticing that 
it is possible to write one row of the admittance matrix of a 
combined four-port network SlO, as shown in FIG. SB. 
10 
arrangement corresponding to a spatial arrangement of each 
of the nodes. Solution of these matrices can be performed, for 
example, by using a numerical computing environment such 
as MATLAB, running on an appropriate digital computer. 
Without apertures, the problem domain is simply a rect-
angle. In a more complex case with apertures, the flattened 
problem domain can be decomposed into a number of sub-
domains, containing the solid metal planes and the apertures. 
To further explain this concept, an M+l-layer package with 
10 an arbitrary number of apertures on each layer can be flat-
tened into a rectangular problem domain containing N sub-
domains. Each of these sub-domains represents one aperture 
or many overlapping apertures. Thus, while adding the con-
tributions of each layer i, i= 1; 2, ... , M, to the admittance 
15 matrix, the following cases are considered. As before, i=l is 
the top-most layer. 1. Sub-domainsj 1 ,j2 , ... ,jpcorrespond to 
no apertures on layers i and i+ 1: This case is handled as in the 
previous sub-section. The contributions of the sub-domains 
j 1 ,j 2 , ... ,jp are added to Yi without alteration. 2. Sub-domains 
20 ku k2 , ... , kQ correspond to apertures on layer i: The 
contributions of sub-domains ku k2 , ... , kQ are removed from 
Yi. 3. Sub-domains 11 , 12 , ... , IR correspond to apertures on 
layers i+l, i+2, ... , i+X: The contributions of sub-domains 11 , 
12 , ... , IR are removed from Y,. Create admittance matrix M 
25 containing the contributions of the excluded sub-domains, 
with reference to corresponding nodes in layer X + 1. 
One method of performing simulations, according to the 
invention is shown in FIG. 6. This method is performed on a 
digital computer running a suitable numerical calculating 
30 environment, such as MATLAB. In the method, the geomet-
ric features of each power plane are projected 600 onto a 
single planar construct. A polygonal mesh is generated 602. 
The polygonal mesh includes a plurality of pairs of intercon-
nected nodes and corresponds to the single planar construct. 
35 The polygonal mesh is projected 604 onto each power plane 
and generating an equivalent circuit between each adjacent 
node of the plurality of interconnected nodes projected onto 
each power plane. Thus, a plurality of equivalent circuits is 
YuACVaz-Vbl)+ Y1/CVar-Vbr)~Ia1 (171) 40 
generated. Each of the plurality of equivalent circuits 
describes an electrical characteristic of the at least one power 
plane in a region between each pair of adjacent nodes. An 
A similar approach can be used to obtain the complete system 
in the following form: 
(172) 
For an M+l-layer (M plane-pair) package with solid power/ 
ground planes on each layer, the system matrix, Y, is obtained 
as a simple extension of Equation 172. 
(173) 
where Y,, i=l, 2, ... , Mare admittance matrices obtained for 
the ith plane-pair counting from the top of the stack. The 
resulting matrix equation includes each discrete term in an 
equivalent capacitance is assigned 606 between each node 
and a common ground plane. A finite element equation that 
includes a plurality of discrete terms is executed 608. In one 
45 example, the finite element equation can be solved by 
approximating a Helmholtz equation solution using com-
monly available numerical analysis tools. Each discrete term 
describes a different one of the plurality of equivalent circuits. 
The equation is solved and the electrical characteristic value 
50 between each pair of adjacent nodes in relation to an initial 
electrical property of the at least one power plane is deter-
mined 610. A human-perceptible indication of the electrical 
characteristic value between each pair of adjacent nodes of 
55 
the at least one power plane is generated 612. 
In one example of an experiment to validate the above-
described method, a test case employed a four-layer structure 
of the type described in FIGS. 2A-2B, 3 and 4, with plane 
dimensions of 100 mmxlOO mm. The difference in dimen-
sions of each aperture was maximized to emphasize the mesh-
60 ing scheme employed by MFEM. Hence, the largest aperture 
size was 40x40 mm and the smallest was 3x3 mm. The 
minimum aperture size was chosen such that it still influenced 
the response of the structure at the maximum simulation 
frequency of 1 GHz. Two ports are placed between the bottom 
65 plane (ground) and the second plane, and between the third 
plane and the top plane, respectively. The dielectric used was 
FR-4 with Er=4:4. The structure was simulated with MFEM, 
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which has been implemented using MATLAB, and the results 
were compared with the results of a similar MFDM analysis 
and a commercial power integrity simulator. The commercial 
tool performs 2.5-D simulation using FEM.A summary of the 
results with timing information and implementation details 
can be seen in the following table: 
Speed Advantage 
Number of Time per Resulting from 
METHOD Unknowns node Code Used Invention 
MFEM 3,594 0.350 s MATLAB 
MFDM 122,411 5.6 s C++ 16X 
Commercial 71,204 2.0 s Proprietary 5.5 x 
Tool 
10 
15 
12 
the mesh geometry is important in the sense that electric and 
magnetic fields are orthogonal to each other. Hence, the con-
cept of Maxwell-Ampere's circuital law (Equation (2)) can 
be applied to the triangular mesh with the dual graph. In this 
model, the Delaunay triangulation gives rise to a triangular 
mesh SlO that includes a plurality of triangles, each including 
three nodes S12 that connect three sides S14, wherein each 
side is common to exactly two different triangles. The 
Voronoi diagram S20 includes a plurality of Voronoi cells, 
each including a plurality of vertices S22 that interconnect a 
plurality of edges S24. Each edge S24 is orthogonal to exactly 
one side S14. Each edge includes an equivalent inductance 
S40 and an equivalent resistance S42. 
To apply Maxwell-Ampere's circuital law to a finite object, 
it is convenient to use an integral form, as follows: 
f c H · dI ~ffs(J +jwEE)·dS (3) 
where C and S are the contour and surface of the unit 
20 triangle, respectively. The E- and H-fields can be represented 
by two-dimensional voltage distribution, V(x,y), 
The above-disclosed method, MFEM, preserves several 
advantages ofM-FDM. These include a system that is sparse 
and a mesh that is applied only to the metal surfaces. Initial 
simulation results have demonstrated that MFEM requires 
significantly fewer unknowns while still providing accuracy 
comparable with other simulation methods. In the simulated 
examples, the MFEM problem size is roughly in the thou-
sands of unknowns, whereas the number of unknowns in 
M-FD M was in the hundreds of thousands. This represents a 
reduction of around two orders of magnitude. MFEM has the 25 
potential to solve extremely large problems. Assuming that a 
maximum problem size of 500,000 unknowns (1h of 
M-FDM) can be solved using MFEM implemented with a 
direct solver, MFEM is capable of solving 50-500 layers. This 
is based on the assumption that each layer requires between 30 
1,000 and 10,000 unknowns to discretize. A promising appli-
cation of MFEM is in the simulation of multi-scale geom-
etries or in the combined simulation of package and board. 
Two Models: Equivalent Circuit and Electromagnetic Rep-
resentation: In another embodiment, a circuit board can be 
simulated using a Delaunay triangular meshing algorithm in 35 
concert with a Voronoi diagram. Since the thickness of typical 
power/ground planes is electrically very small, the electric 
field along the z-axis can be assumed as invariant. Hence, the 
equivalent circuit for power/ground planes can be approxi-
mated as a planar circuit. As shown in FIG. 7 A, an example of 40 
power/ground planes with arbitrary shape 700 is shown with 
its equivalent circuit, which is composed of lumped circuit 
elements. The circuit model can be described by Kirchhoffs 
Circuit Law (KCL): 
45 
~ A V(x, y) 
E=-z-d-
~ 1 ~ 
H = --. -(\7V(x, y)xz)·dl 
jWµd 
(4) 
(5) 
where dis the dielectric thickness. The gradient ofV(x,y) can 
be approximated as a linear voltage difference between the 
unit triangle and the neighboring triangles. Therefore, the 
left-hand side of Equation (3) is derived as follows: 
~~ ~ 1 ~ ~ H ·di=--. - (\7V(x, y)xz)·dl C jWµd C 
= -~d A.:vv(x, yJ·(zxd!) 
jWµ Yc 
1 3 1, 
=--. -~{(V;-V,J-}. 
jWµd k~! h;k 
(6) 
N V-V, 
(jwC; + G;)V; + ~ . ' = 0 
k=l ywLik +Rik 
(1) 
From the viewpoint of electromagnetics, the electric flux 
leaving or entering the given structure 702 can be assumed 
that it exists only on x-y plane as shown in 7B. According to 
Maxwell-Ampere's circuital law (Equation (2)), the time-
varying electric field will produce a magnetic field along the 
contour 704 of the given structure, which gives rise to the 
following equation: 
The unit triangle has only three neighboring nodes that are 
subject to calculation. Because of the nature of Delaunay 
triangulation, each polygon will typically face about six 
50 neighboring nodes that are subject to calculation, as a result of 
which the system matrix can be dense. 
(2) 
In the right-hand side of Equation (2), current density, J, is 
the density of conduction current, whose field meets the inte-
gral path orthogonally. Thus, taking surface integral of the 
55 equation eliminates the J-term. Moreover, when the size of 
the unit triangle is electrically small enough, the electric 
potential can be assumed to be uniform. Therefore, the equa-
tion can be derived as follows: 
The voltage solution of the given structure, Vi, can be 
obtained by using an analogy between the equations (1) and 60 
(2). 
Mesh and Formulation: 
As shown in FIGS. SA and SB, a power plane model SOO 
can include a triangular mesh SlO that is built based on 
Delaunay triangulation. It has an important property that it 65 
has a dual graph, Voronoi diagram S20, which intersects the 
edges of the meshed triangles orthogonally. This property of 
(7) 
where A,, is the area of the unit triangle. 
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Finally, the values of the lumped elements in the equivalent 
circuit can be obtained by merging Equations (6) and (7) into 
Equation (1 ): 
Ci =E~ (8) 
d 
hik 
L;, =µd-
1, 
For clarity, loss terms are not included for though their incor-
poration is straightforward and readily known to those of skill 
in the art. 
Modeling of Multiple Plane-Pairs 
Shifting of Reference Nodes: 
Multiple plane-pairs can be simulated as a set of single 
plane-pairs. The equivalent circuits for each single plane-pair 
can be obtained by the procedure explained above. However, 
the equivalent circuits for different plane pairs do not refer-
ence to the same layer. Therefore, stacking the each equiva-
lent circuits on top of each other without modifying its refer-
ence node will result in an incorrect modeling. 
10 
14 
Finally, interposing all the indefinite admittance matrices, 
Equation (9), (10), and (12), completes the total admittance 
matrix for the given three-layered structure: 
Yci +Yi -Yi -Yn - Yi Yi (14) 
-Yi Yci +Yi Yi -Yn-Yi 
-Yn-Yi Yi Yci + Yc2 +Yi+ Y2 -Yi - Y2 
Yci+Yc2+ 
Yi -Yn - Yi -Yi - Y2 
Yi+ Y2 
Since the total admittance matrix is a sparse matrix, a direct 
linear equation solver can effectively solve the problem. For 
15 example, using nested dissection method [8], the computa-
tion time for the matrix of size NxN can be achieved to 
O(N1 •5 ), and required storage can be 0(0.SN log2N), where 
N=kM, and k and Mare the number of layers and unit tri-
angles, respectively. 
20 Meshing and Sub-Domains of Aperture: 
To apply the indefinite admittance matrix method for mul-
tiple plane-pairs as described in the previous section, mesh 
nodes on each layer should be in the same (x, y )-location. This 
25 can be done by meshing a layer on which all the features from 
each layer are put together. The features can include any 
physical structures such as apertures and plane boundaries, 
which need to be meshed. Each feature is assigned to its 
One way to correctly model multiple plane-pairs is to shift 
reference nodes using indefinite admittance matrix. The basis 
for this modeling is shown in FIGS. 9A-9C. A three plane 
structure 900 is shown in FIG. 9A. This three-layered struc-
ture 900 can be decomposed into two single plane-pairs as 
shown in FIG. 9B. The inductance and capacitance models 
are shown in FIGS. 9B and 9C. L12 and L34 are per unit cell 30 
inductances for each plane pair that can be obtained from 
Equation (8). Assuming the plane 3 is the common ground, 
the indefinite admittance matrices for the top and bottom 
plane-pairs can be derived as follows: 
unique sub-domain. 
When a problem structure contains apertures, the node 
within a sub-domain of apertures needs to be considered in a 
different way. If a calculation node is inside of a sub-domain 
of a plain-conductor, the values of lumped elements con-
nected to the node can be directly obtained by Equation (8). 
Ii Yi -Yi -Yi Yi Vi (9) 
12 -Yi Yi Yi -Yi V2 
/3 -Yi Yi Yi -Yi V3 
/4 Yi -Yi -Yi Yi V4 
[ /3 l [ Y2 -Y2 ][ V3 l 
/4 = -Y2 Y2 V4 
(10) 
where 
1 
Yi=--jwL12 
and 
1 
Y2=--jwL34 
(11) 
Similarily, an admittance matrix for capacitance between 
plane-pairs is obtained as follows: 
Ii Yci 0 -Yn 0 Vi (12) 
12 0 Yci 0 -Yn V2 
/3 -Yn 0 Yci + Yc2 0 V3 
/4 0 -Yn 0 Yci + Yc2 V4 
where 
Yci =jwCi 
and 
35 However, if a calculation node is inside of a sub-domain of an 
aperture, it should be treated with three different cases: 
40 
45 
(1) Apertures are neither on the current layer nor on the 
layer below: The node calculation is executed equiva-
lently when the node is in the sub-domain of a plain 
conductor. 
(2) The node and an aperture are on the same layer: Since 
the node has no contribution to the system, no calcula-
tion is conducted. 
(3) An aperture or apertures are on the layer(s) below 
(consecutively): modifications of permittivity (Er), per-
meability (µr), dielectric thickness of Equation (8), and 
the reference node are required. 
To further explain case three, FIG. lOA shows a three-layer 
structure with an aperture in the middle layer. The equivalent 
50 circuit form-th calculation node is shown in FIG. lOB. Since 
the conductor plane on the second layer is missing, the thick-
ness of the dielectric betweenm-thnode and (2N+m)-thnode 
is d1 +d2 . If dielectric material is homogeneous on both layers, 
modified values of the lumped elements for them-th node are, 
55 
(15) 
where k=l, 2, and 3, representing the indices of neighboring 
Yc2 =jwC2 (l 3J nodes.Anequivalentcircuitfornode (i) is showninFIG. lOC. 
65 Since a conductor is missing on (m+N)-th node on the 
second layer, the reference node of them-th node has to be 
Loss terms are omitted in both models for simplification. shifted to (m+2N)-th node on the third layer, where N is the 
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number of the nodes on a single plane-pair. Shifting reference 
node is done using an indefinite admittance matrix, 
(16) 
m'h Yem -Yem 
(2N +m)'h 
-Yem Yem 
where 
Yem =jwCm (17) 
Inclusion of Decoupling Capacitors and Vias: The addition 
5 
10 
15 
Method 
Cavity 
Resonator 
MTEM 
MFEM 
MFDM 
16 
TABLE I 
COMPARISON OF MEMORY CONSUMPTION 
Non- Percent 
Zeros Unknowns Error Z21at1 GHz 
0 -j0.657609 
4,434 1,126 0.027 -j0.657433 
7,925 1,153 0.037 -j0.657854 
23,720 4,800 0.035 -j0.657036 
To validate MTEM of handling more complex problems, a 
three-layer power/ground plane with small apertures in the 
middle layer is designed as shown in FIG. llA. The dimen-
sions of the conductor planes are 40 mmx30 mm, and the 
apertures are 1 mmxl mm. Planes are separated by a dielec-
tric layer whose thickness is 200 µm, with Er=4.5. Loss 
tangent of the dielectric is 0.02, and the conductivity of the 
20 metal is 5.Sxl 0
7 S/m. Two ports are located at (1.25, 1.25) mm 
and (39.25, 15.25) mm, connecting plane layer 2 and 3, and 1 
and 2, respectively. The corresponding meshes 1030 shown in 
FIG. llB. 
of a decoupling capacitor to the power/ground plane model 
can be conducted in the concept of equivalent circuit. The 
equivalent circuit for a typical decoupling-capacitor can be 
modeled connecting capacitors, equivalent series inductance 
(ESL), and resistance (ESR) in series. With the values of the 
circuit elements, the two-port admittance matrix for the 
decoupling-capacitor network can be created. Finally, the 
two-port admittance matrix is stamped on to the admittance 
matrix of the power/ground plane in accordance with the node 25 
connectivity as similarly done in Equation (16). For example, 
The simulation results from MFDM, MFEM, and MTEM 
agree well. A considerable amount of coupling was observed 
in the transfer impedance. This coupling was due to the pres-
ence of the small apertures in the middle layer, and the elec-
tromagnetic energy gets coupled through the holes. MTEM 
created a system matrix with 2,226 unknowns, which is 
if a decoupling capacitor is connected between node-non the 
upper plane and node-(n+N) on the lower plane, the admit-
tance matrix of the decoupling-capacitor network (Y is added 
to the power/ground system as follows: 
(18) 
n'h 
Ydecap -Ydecap 
(n+N)'h 
-Ydecap Ydecap 
30 smaller than that ofMFEM (5,712) and MFDM (9,600). The 
number of nonzero elements for MTEM is also the smallest, 
which is about 17K, compared to MFEM (76K) and MFDM 
(94K). 
35 
Since this method uses a triangular mesh, multi-scale struc-
tures can be effectively discretized. To apply MTEM to mul-
tilayer structures, reference node for each plane pair is 
assigned to a common ground node, thus the coupling effect 
between the plane pairs are correctly considered. 
As shown in FIG. 12A, to excite a signal and observe the 
40 corresponding response, a port must be assigned at the 
desired location. A port basically consists of a positive ( +) 
terminal 1002 and a negative ( - ) terminal 1004, and its 
response is the voltage difference between the ( +) and (-) 
terminals. In simulation, a current is assigned to each terminal 
To compare memory requirements, and to provide the 
validity of the Multi-layer Triangular Element Method 
(MTEM) disclosed herein, the first example is a simple single 
plane-pair with rectangular planes. It consists of two solid 
metal planes and a dielectric layer between them. The metal 
planes are size of 40 mmx30 mm, and a 200 µm dielectric 
layer is placed between them. Dielectric constant of the 
dielectric is 4.5, and conductivity of the metal is 5.8xl07 S/m. 
Two ports are located at (10, 15) mm and (20, 15) mm. For 
better comparison of the simulation accuracy, dielectric loss 50 
is ignored. 
45 and it is assumed that the current going into the positive 
terminal is the same as the current leaving the negative ter-
minal so, for example, the positive terminal 1002 could be 
assigned a current of +1 A and the negative terminal 1004 
could be assigned a current of -1 A. 
A vertical port has the terminals on different planes, but the 
terminals are vertically aligned. Some ports are not vertically 
aligned. For example, a horizontal port has both terminals on 
the same plane and a diagonal port has the positive terminal 
on a first plane and the negative terminal on another plane, but 
Since the structure is completely rectangular without an 
aperture, cavity resonator method can provide accurate 
impedance responses at the port locations. The structure was 
also simulated with MFDM and MFEM, as well as with 
MTEM. 
Results from all of the four methods converge to the exact 
solution within a percent error of 0.04. With this accuracy, 
MTEM created the fewest non-zero elements in a system 
matrix. Fewer non-zeros in a matrix mean less memory is 
required for the matrix calculation. Note that the method in 
[3] uses the same mesh nodes as MFEM; triangle vortexes. In 
addition, a node in both methods is subject to account for the 
interactions between the neighboring nodes and itself. Hence, 
the number of unknowns and non-zeros are equivalent as 
MFEM for the same mesh. Memory comparison of MTEM 
and the other methods is summarized in Table 1: 
55 the terminals are not aligned vertically. 
As shown in FIG. 12B, calculating the port voltage of a 
vertical port (Vport) is performed by subtracting the terminal 
voltage of the negative terminal (in this case terminal 3) from 
that of the positive terminal (terminal 1). Thus, Vport=Vl-
60 V3. Determining a diagonal port voltage (Dport) involves a 
couple of additional step. This is done by creating virtual 
terminals that are vertically aligned with the port terminals 
and projecting them onto a common reference layer. Then the 
voltages of the port terminals and the virtual terminals are 
65 determined with reference to a "dummy layer" that is gener-
ated by the system, but that is not physically present in the 
actual circuit board. The voltage difference between each port 
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terminal and its corresponding vertically aligned virtual ter-
minal is calculated and the resulting voltage difference cor-
responding to the negative terminal is subtracted from the 
resulting voltage difference corresponding to the positive ter-
minal, thereby giving the port voltage. A similar process is 
performed to determine the port voltage of a horizontal port. 
There are two ways to estimate the port voltage of a either 
a horizontal port or a diagonal port in which the projected 
reference node (or terminal) falls in an aperture or other void 
region, as shown in FIG. 12C. In one method, the voltage of 10 
the missing node is interpolated by multiplying the voltage of 
the positive port times the ratio of the distance between the 
reference node to the dummy layer over the distance of the 
positive terminal to the dummy layer. Thus VNl can be deter-
mined using the following formula: V(Nl )=V(l )*( d,J( d1 + 15 
d2 + ... +dN)). When using this method, the virtual terminal 
voltage of the other terminals is also calculated according to 
the following formula: V(N2)=V(2)*(d,J(d1 +d2 + ... +dN)). 
In an alternate method, the closest point that is on a metal 
plane is used in place of the original node. In the example 20 
given, the assumption thatV(Nl}·N(Nl') is used. 
Circuits may be simulated using the multi-layer triangular 
element method (MTEM), one of the planar circuit modeling 
methods, and a 3D full-wave solver, CST Microwave Studio, 
which is based on the finite integration technique. 25 
18 
2. The method of claim 1, wherein the step of solving, for 
each triangle, an equation describing an electrical character-
istic value based on the equivalent circuit corresponding to 
the triangle comprises the steps of: 
(a) projecting the triangular mesh and the Voronoi diagram 
onto a selected electrical plane in the circuit board; 
(b) simulating application of a predefined current to a 
selected port located on the selected electrical plane; and 
( c) calculating a voltage for at least one vertex on the 
Voronoi diagram projected onto the selected plane 
resulting from the predefined current. 
3. The method of claim 1, wherein each edge of each cell is 
orthogonal to exactly one side of one a triangle. 
4. The method of claim 1, wherein each of the three sub-
circuits that couple a vertex within the triangle to a vertex 
within an adjacent triangle includes an inductive component 
and a resistive component. 
5. The method of claim 1, wherein the sub-circuit that 
couples the vertex within the triangle to a reference plane 
includes a capacitive component and a resistive component. 
6. The method of claim 1, wherein the Voronoi diagram has 
an increasing density of vertices in areas nearer to a feature 
and a decreasing density of vertices in areas farther from a 
feature. 
7. The method of claim 1, wherein the plurality of features 
comprises at least one electronic component. 
8. The method of claim 1, wherein the plurality of features 
comprises at least one aperture. 
9. The method of claim 1, wherein the plurality of features 
comprises at least one port. 
10. The method of claim 1, wherein the circuit board 
includes at least a first conductive plane and a second con-
ductive plane and wherein the selected port comprises a non-
vertical port including a first terminal and a spaced apart 
The above described embodiments, while including the 
preferred embodiment and the best mode of the invention 
known to the inventor at the time of filing, are given as 
illustrative examples only. It will be readily appreciated that 
many deviations may be made from the specific embodiments 30 
disclosed in this specification without departing from the 
spirit and scope of the invention.Accordingly, the scope of the 
invention is to be determined by the claims below rather than 
being limited to the specifically described embodiments 
above. 35 second terminal that is disposed in a non-vertical relationship 
to the first terminal, the first terminal disposed on the first 
conductive plane and the second terminal disposed on a 
selected one of the first conductive plane and the spaced apart 
second conductive plane, by instructing the digital computer 
What is claimed is: 
1. A method, operable on a digital computer coupled to a 
user interface, of simulating electrical characteristics of a 
circuit board having a plurality of features, comprising the 
steps of: 40 to execute a set of steps, comprising: 
(a) projecting the plurality of features onto a planar con-
struct; 
(b) executing on the digital computer a Delaunay triangu-
lation routine for generating a triangular mesh that cor-
responds to the single planar construct, wherein the tri- 45 
angular mesh includes a plurality of triangles in which 
each triangle and three other triangles each share a com-
mon side; 
( c) executing on the digital computer a routine that gener-
ates a Voronoi diagram corresponding to the triangular 50 
mesh in which the Voronoi diagram comprises a plural-
ity of cells that include a plurality of edges, each edge 
ending in a vertex, wherein exactly one vertex is dis-
posed in each triangle in the triangular mesh; 
( d) determining an equivalent circuit for each triangle, the 55 
equivalent circuit including exactly three sub-circuits 
that couple a vertex within the triangle to a vertex within 
an adjacent triangle and exactly one sub-circuit that 
couples the vertex within the triangle to a reference 
plane; 
( e) executing on the digital computer a routine for solving, 
for each triangle, an equation describing an electrical 
characteristic value based on the equivalent circuit cor-
responding to the triangle; and 
60 
(f) executing on the digital computer a routine for gener- 65 
ating a human-perceptible indication of the electrical 
characteristic value for each triangle. 
(a) generating a simulated representation of the first con-
ductive plane, the first terminal and the second terminal; 
(b) generating a simulated reference plane disposed apart 
from a conductive plane on which the second terminal is 
disposed; 
( c) calculating a first voltage difference between the first 
terminal and a first virtual terminal disposed on the 
second conductive plane, wherein the first virtual termi-
nal is in vertical alignment with the first terminal; 
( d) calculating a second voltage difference between the 
first virtual terminal and the reference plane; 
( e) subtracting the second voltage difference from the first 
voltage difference, thereby generating a first terminal 
voltage; 
(f) when the second terminal is horizontally disposed from 
the first terminal and dispose on the first conductive 
plane, then: 
(i) calculating a third voltage difference between the 
second terminal and a second virtual terminal dis-
posed on the second conductive plane, wherein the 
second virtual terminal is in vertical alignment with 
the second terminal; 
(ii) calculating a fourth voltage difference between the 
second virtual terminal and the reference plane; 
(iii) subtracting the fourth voltage difference from the 
third voltage difference, thereby generating a second 
terminal voltage; 
US 8,954,308 B2 
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(g) when the second terminal is horizontally disposed from 
the first terminal and dispose on the second conductive 
plane, then: 
(i) calculating a third voltage difference between the 
second terminal and a second virtual terminal dis-
posed on the first conductive plane, wherein the sec-
ond virtual terminal is in vertical alignment with the 
second terminal; 
20 
(h) e.xecuting on the digital computer a routine for gener-
atmg a human-perceptible indication of the electrical 
characteristic value for each triangle. 
13. The method of claim 12, wherein each of the three 
sub-circuits that couple a vertex within the triangle to a vertex 
within an adjacent triangle includes an inductive component 
and a resistive component and wherein the sub-circuit that 
~ouples the vert~~ within the triangle to a reference plane 
mcludes a capac1t1ve component and a resistive component. 
(ii) calculating a fourth voltage difference between the 
second virtual terminal and the reference plane; 10 
14. The method of claim 12, wherein the circuit board 
includes at least a first conductive plane and a second con-
ductive plane and wherein the selected port is a non-vertical 
port, including a first terminal and a spaced apart second 
terminal that is disposed in a non-vertical relationship to the 
(iii) subtracting the fourth voltage difference from the 
third voltage difference, thereby generating a second 
terminal voltage; 
(h) subtracting the second terminal voltage from the first 
terminal voltage, thereby determining a port voltage. 
15 
. 11. The. method of claim 10, further comprising the step of 
mterpolatmg a voltage of the second virtual terminal when the 
second virtual terminal is disposed in an aperture by approxi-
mating the second virtual terminal voltage based on a voltage 20 
of a point that is adjacent to the aperture and that is disposed 
on a conductive surface. 
12. A method, operable on a digital computer coupled to a 
user interface, of simulating electrical characteristics of a 
circuit board having a plurality of features, comprising the 
steps of: 
2
5 
(a) projecting the plurality of features onto a planar con-
struct; 
(b) executing on the digital computer a Delaunay triangu-
lation routine for generating a triangular mesh that cor-
responds to the single planar construct, wherein the tri-
angular mesh includes a plurality of triangles in which 
each triangle and three other triangles each share a com-
mon side; 
30 
( c) executing on the digital computer a routine that gener- 35 
ates a Voronoi diagram corresponding to the triangular 
mesh in which the Voronoi diagram comprises a plural-
ity of cells that include a plurality of edges, each edge 
ending in a vertex, wherein exactly one vertex is dis-
posed in each triangle in the triangular mesh and 
wherein each edge of each cell is orthogonal to exactly 
one side of one a triangle, the Voronoi diagram having an 
increasing density of vertices in areas nearer to a feature 
and a decreasing density of vertices in areas farther from 
40 
a feature; 45 ( d) determining an equivalent circuit for each triangle, the 
equivalent circuit including exactly three sub-circuits 
that couple a vertex within the triangle to a vertex within 
an adjacent triangle and exactly one sub-circuit that 
couples the vertex within the triangle to a reference 50 
plane; 
( e) projecting the triangular mesh and the Voronoi diagram 
onto a selected electrical plane in the circuit board; 
(f) simulating application of a predefined current to a 
selected port located on the selected electrical plane; 55 (g) calculating a voltage for at least one vertex on the 
Voronoi diagram projected onto the selected plane 
resulting from the predefined current; and 
first terminal, the first terminal disposed on the first conduc-
tive plane and the second terminal disposed on a selected one 
of the first conductive plane and the spaced apart second 
conductive plane, by instructing the digital computer to 
execute a set of steps, comprising: 
(a) generating a simulated representation of the first con-
ductive plane, the first terminal and the second terminal· 
(b) generating a simulated reference plane disposed ap~ 
from a conductive plane on which the second terminal is 
disposed; 
( c) calculating a first voltage difference between the first 
terminal and a common dummy plane; 
( d) calculating a second voltage difference between a first 
virtual terminal and the common dummy plane, wherein 
the first virtual terminal is vertically aligned with the first 
terminal and is disposed on a reference plane; 
( e) subtracting the second voltage difference from the first 
voltage difference, thereby generating a first terminal 
voltage; 
(f) calculating a third voltage difference between the sec-
ond terminal and the common dummy plane; 
(g) calculating a fourth voltage difference between a sec-
ond virtual terminal and the common dummy plane, 
wherein the second virtual terminal is vertically aligned 
with the second terminal and is disposed on the refer-
ence plane; 
(h) subtracting the fourth voltage difference from the third 
voltage difference, thereby generating a second terminal 
voltage; 
(i) subtracting the second terminal voltage from the first 
terminal voltage, thereby determining a port voltage. 
15. The method of claim 14, further comprising the step of 
interpolating a voltage of the second virtual terminal when the 
second virtual terminal is disposed in an aperture by approxi-
mating the second virtual terminal voltage as being equal to 
the first terminal voltage times a ratio of ( d2/( dl +d2)), where 
d2 equals a distance between the second virtual terminal and 
the reference plane and dl equals a distance between the first 
terminal and a plane on which the second virtual terminal is 
disposed. 
16. The method of claim 12, wherein the plurality of fea-
tures comprises at least one feature selected from a list con-
sisting of: an electronic component, an aperture, and a port. 
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